## CLAIMS

What is claimed is:

A method of automatically detecting memory size comprising the steps of:

- a) sending a READ command from a memory controller chip to a serial peripheral interface (SPI) device over an SPI interface for a first series of eight serial clock cycles;
- b) driving a data Input/Output (D-IO) pin in said memory controller chip low for a second series of eight serial clock cycles;
  - c) floating said D-IO pin;
- d) automatically detecting the presence of a first non-zero value coming from said SPI device through said D-IO pin during a third series of eight serial clock cycles indicating that said SPI device is a first SPI device having memory addresses of up to nine bits; and
- e) automatically detecting the presence of a first zero value at said D-IO pin during said third series of eight serial clock cycles, and a second non-zero value coming from said SPI device through said D-IO pin during a fourth series of eight serial clock cycles, indicating that said SPI device is a second SPI device having memory addresses of up to sixteen bits.

CYPR-CD00205/ACM/LCH

- 2. A method as described in Claim 1, wherein said first SPI device is an EEPROM having up to five hundred twelve (512) bytes of memory.
- 3. A method as described in Claim 1, wherein said second SPI device is an EEPROM having up to 64 kilobytes of memory.
- 4. A method as described in Claim 1, wherein steps d)

  10 and e) are performed by a sensing circuit located within said memory controller chip.
- 5. A method as described in Claim 1, wherein said memory controller chip drives a serial clock signal between said memory controller chip and said SPI device.
  - 6. A method as described in Claim 1, wherein said SPI device has a non-zero value located at its first address byte.

25

7. A method as described in Claim 1, wherein said SPI interface uses three controller pins at said memory controller chip including a serial clock pin, a chip select pin, and said D-IO pin that is coupled to a serial input (SI) and serial output (SO) pin on said SPI device, said SI and SO pins coupled to form a bi-directional signal, said SI and SO pins also coupled to a pulldown resistor, said pulldown

E.

resistor weakly pulling down said D-IO pin in order to float said D-IO pin to a logic "O" level as described in step c).

- 8. A method as described in Claim 1, wherein zero
  5 values for said third and fourth series of eight serial clock
  cycles indicate the absence of said SPI device.
  - 9. A method as described in Claim 1, wherein said SPI device having larger memory is detected comprising the further step of:

automatically detecting the presence of said first zero value at said D-IO pin during said third series of eight serial clock cycles, a second zero value at said D-IO pin during said fourth series of eight serial clock cycles, and a third non-zero value coming from said SPI device through said D-IO pin during a fifth series of eight serial clock cycles with said sensing circuit indicating that said SPI device is a third SPI device having memory addresses of up to twenty-four bits.

20

25

10

15

10. A method as described in Claim 1, wherein step c) further comprises pulling down said D-IO pin, that is floated, to a logic "0" level with a pulldown resistor, said pulldown resistor coupled to said D-IO pin, a serial input (SI) pin, and a serial output (SO) pin of said SPI device.

10

15

11. A serial peripheral interface (SPI) circuit for automatically detecting memory size comprising:

a memory controller chip comprising a first serial clock pin for providing a clock signal, a data Input/Output (D-IO) pin, and a first chip select pin for sending a chip select signal;

an SPI device comprising a second serial clock pin for receiving said clock signal a serial input pin (SI) coupled to a serial output (SO) pin, and a second chip select pin for receiving said chip select signal;

a pulldown resistor coupled to said SI and SO pins;

a sensing circuit for detecting data signals coming from said SPI device;

means for coupling said SPI device to said memory controller chip, said sensing circuit, and to said pulldown resistor; and

means for defecting memory size of said SPI device.

12. An SPI interface circuit as described in Claim 11, 20 wherein said means for coupling comprises:

means for coupling said first and second serial clock pins;

means for coupling said D-IO pin to said SI pin, to said SO pin, and to said pulldown resistor; and

25 means for coupling said first and second chip select pins.

CYPR-CD00205/ACM/LCH

15

13. An SPI interface circuit as described in Claim 11 further comprising:

means for coupling said SI and SO pins to form a single bi-directional signal; and

5 means for coupling said SI and SO pins to said pulldown resistor.

- 14. An SPI interface circuit as described in Claim 11, wherein said means for detection comprises:
- a) means for sending a READ command from said memory controller chip to said SPI device over said SPI interface circuit for a first series of eight serial clock cycles;
  - b) means for driving said data Input/Output (D-IO) pin in said memory controller chip low for a second series of eight serial clock cycles;
  - c) means for floating said D-IO pin and weakly pulling down said D-IO pin with said pulldown resistor to a logic "0" level;
- d) means for automatically detecting the presence of a 20 first non-zero value coming from said SPI device through said D-IO pin during a third series of eight serial clock cycles with said sensing circuit, wherein said first non-zero value indicates that said SPI device is a first SPI device having memory addresses of up to nine bits; and
- e) means for automatically detecting the presence of a first zero value during said third series of eight serial clock cycles with said sensing circuit, wherein said first

20

25

zero value indicates that said SFI device is a second SPI device having memory addresses of up to sixteen bits.

- 15. An SPI interface circuit as described in Claim 11, 5 wherein said means for detection comprises:
  - a) means for sending a READ command from said memory controller chip to said serial peripheral interface (SPI) device over said SPI interface circuit for a first series of eight serial clock cycles;
- 10 b) means for driving said data Input/Output (D-IO) pin in said memory controller chip low for a second series of eight serial clock cycles;
  - c) means for floating said D-IO pin and weakly pulling down said D-IO pin with said pulldown resistor to a logic "0" level;
  - d) means for automatically detecting the presence of a first non-zero value coming from said SPI device through said D-IO pin during a third series of eight serial clock cycles with said sensing circuit, wherein said first non-zero value indicates that said SPI device is a first SPI device having memory addresses of up to nine bits;
  - e) means for automatically detecting the presence of a first zero value coming from said SPI device through said D-IO pin during said third series of eight serial clock cycles with said sensing circuit, and a second non-zero value coming from said SPI device through said D-IO pin during a fourth series of eight serial clock cycles with said sensing

15

circuit, wherein said second non-zer value indicates that said SPI device is a second SPI device having memory addresses of up to sixteen bits; and

- means for automatically detecting the presence of f) said first zero value coming from said SPI device through 5 said D-IO pin during said third/series of eight serial clock cycles, a second zero value durfing a fourth series of eight serial clock cycles, and a third non-zero value coming from said SPI device through said D-IO pin during a fifth series of eight serial clock cycles with said sensing circuit, wherein said third non-zero value indicates that said SPI device is a third SPI device having memory addresses of up to twenty-four bits.
  - 16. An SPI interface circuit as described in Claim 11, wherein said SPI device has a non-zero value located at its first address byte.
- 17. An SPI interface circuit as described in Claim 11, 20 wherein zero values  $f \phi r$  said third, fourth, and fifth series of eight serial clock cycles indicate the absence of said SPI device, wherein said memory controller chip instructs a USB chip coupled to said memory controller chip to enumerate using internal values.

18. A system comprising a processor and a memory unit, wherein said memory unit contains instructions that when

25

20

executed implement a method of automatically detecting memory size comprising the steps of:

- a) sending a READ command from a memory controller chip to a serial peripheral interface (SPI) device over an SPI interface for a first series of eight serial clock cycles;
- b) driving a data Input/Output (D-IO) pin in said memory controller chip low for a second series of eight serial clock cycles;
- 10 c) floating said D-10 pin;
  - d) automatically detecting the presence of a first non-zero value coming from said SPI device through said D-IO pin during a third series of eight serial clock cycles indicating that said SPI device is a first SPI device having memory addresses of up to nine bits; and
  - e) automatically detecting the presence of a first zero value at said D-IO pin during said third series of eight serial clock cycles, and a second non-zero value coming from said SPI device through said D-IO pin during a fourth series of eight serial clock cycles, indicating that said SPI device is a second SPI device having memory addresses of up to sixteen bits.
- 19. A system as described in Claim 18, wherein said
  25 first SPI device is an EEPROM having up to five hundred
  twelve (512) bytes of memory.

- 20. A system as described in Claim 18, wherein said second SPI device is an EEPROM having up to 64 kilobytes of memory.
- 5 21. A system as described in Claim 18, wherein steps d) and e) are performed by a sensing circuit located within said memory controller chip.
- 22. A system as described in Claim 18, wherein said memory controller chip drives a serial clock signal between said memory controller chip and said SPI device.
  - 23. A system as described in Claim 18, wherein said SPI device has a non-zero value located at its first address byte.
- 24. A system as described in Claim 18, wherein said SPI interface uses three controller pins at said memory controller chip including a serial clock pin, a chip select pin, and said D-IO pin that is coupled to a serial input (SI) and serial output (SO) pin on said SPI device, said SI and SO pins coupled to form a bi-directional signal, said SI and SO pins also coupled to a pulldown resistor, said pulldown resistor weakly pulling down said D-IO pin in order to float said D-IO pin to a logic "O" level as described in step c).

10

15





- 25. A system as described in Claim 18, wherein zero values for said third and fourth series of eight serial clock cycles indicate the absence of said SPI device.
- 26. A system as described in Claim 18, wherein said SPI device having larger memory is detected comprising the further step of:

automatically detecting the presence of said first zero value at said D-IO pin during said third series of eight serial clock cycles, a second zero value at said D-IO pin during said fourth series of eight serial clock cycles, and a third non-zero value coming from said SPI device through said D-IO pin during a fifth series of eight serial clock cycles with said sensing circuit indicating that said SPI device is a third SPI device having memory addresses of up to twenty-four bits.

27. A system as described in Claim 18, wherein step c) further comprises pulling down said D-IO pin, that is
20 floated, to a logic "0" level with a pulldown resistor, said pulldown resistor coupled to said D-IO pin, a serial input
(SI) pin, and a serial output (SO) pin of said SPI device.